13 June 2021 Computer Science Weekly Test Result

 

S.No.	Name	Marks
1	Karan Kumar	40
2	Pooja Chaudhary	40
3	Aarti Choudhary	39
4	Salvi Vatsa	39
5	Sandeep Kumar	39
6	Ankur Bhardwaj	38
7	Rakesh Dhankhar	38
8	Bhagwana Ram Meghwal	37
9	Preeti Patel	37
10	Priyanka Arora	37
11	Priyanka Yadav	37
12	Jyoti Antil	36
13	Manish Garg	36
14	Meera Yadav	36
15	Rohit Sharma	36
16	Anamika Pandey	35
17	Monika Bhabla	35
18	Nitika Nitika	35
19	Prabin Pandey	35
20	Ritu Meena	35
21	Vidit Rao	35
22	Vikas Patel	35
23	Yamini Choudhary	35
24	Niharika Khurana	34
25	Poonam Yadav782	34
26	Parmanand Jhangada	33
27	Ravina Dahiya	33
28	Sunanda Yadav	33
29	Suruchi Sethi	33
30	Sushmita Singh	33
31	Neety Yadav	32
32	Poonam Kashyap	32
33	Preeti Bankura	32
34	Pritam Kumari	32
35	Sonika Beniwal	32
36	Sumit Chopra	32
37	Tanvi Pancholi	32
38	Pooja Rajput	31
39	Anjali Kadian	30
40	Harshita Kaushik	30
41	Jyoti Satija	30
42	Mukesh Roy	30
43	Satyam	30
44	Ajay Gupta	29
45	Akshay Sharma	29
46	Chandan	29
47	Govind Yadav	29
48	Md Tehran	29
49	Shefali Sharma	29
50	Shivani Singh	29
51	Aman Aman	28
52	Amrik Goswamy	28
53	Ashish Swami	28
54	Deepali Dhankar	28
55	Mohd. Asif	28
56	Nitin Kumar	28
57	Sanjay	28
58	Ankit Pandey	27
59	Jaya Mittal	27
60	Manish Kumar Garg	27
61	Priyanka Soni	27
62	Sachin Tehlan	27
63	Shweta Sharma	27
64	Yash Kumar	27
65	Annu Bala	26
66	Anuj Kashyap	26
67	Kavita Chahar	26
68	Priyanka Mishra	26
69	Sanjeev	26
70	Mohd. Junaid	25
71	Rajesh Kumar	25
72	Rajiv Ranjan	25
73	Sandeep Bhadu	25
74	Sandeep Kumar	25
75	Shivi Verma	25
76	Aryan Ahlawat	24
77	Ekta .	24
78	Gaurav Gahlot	24
79	Himanshu	24
80	Jyoti Malik	24
81	Pushkar Pushap	24
82	Raj Yaduvanshi	24
83	Vaibhav Gautam	24
84	Vin Tam	24
85	Vivek Anand	24
86	Abhinav Singh	23
87	Ajay Kumar	23
88	Chirag Kashyap	23
89	Jyoti K	23
90	Ranjeet Yadav	23
91	Sachin Kumar	23
92	Shehbaz	23
93	Anjali Maan	22
94	Artee Sikarwar	22
95	Jagjeet Singh	22
96	Monika Malik	22
97	Ranjeet Singh	22
98	Seema Dagar	22
99	Jyoti Lamba	21
100	Amarjeet Singh	21
101	Amit Sanwariya	21
102	Dilip Gupta	21
103	Manoj Kumar	21
104	Nitish Kumar	21
105	Poonam Goyal	21
106	Jeet Meena	20
107	Richa Dubey	20
108	Kalyani Rathee	19
109	Khushbu Sharma	19
110	Pinki Rani	19
111	Priya Chaursia	19
112	Rekha Rekha	19
113	Alok Kumar	18
114	Divya Sharma..	18
115	Gajraj Kumar	18
116	Jitender	18
117	Nisha Duhan	18
118	Rahul Singhal	18
119	Shahib	18
120	Shalu Pal	18
121	Ankul Singh	17
122	Hitesh Dutt	17
123	Krishan Gopal Sharma	17
124	Monika Yadav	17
125	Piyush Kumar	17
126	Hemnat Kumar Singh	16
127	Pragya Sharma	16
128	Snigdha Paul	16
129	Suhail Malik	16
130	Anil Yadav	15
131	Anupama Jena	15
132	Gopal Sharma	15
133	Lalit Gupta	15
134	Ajeet Singh	14
135	Hemant Kr Singh	14
136	Rajendra Sharma	14
137	Rohit Kumar	14
138	Anuroop Singh	13
139	Lala Ramdev	13
140	Raj Kumar	13
141	Sandy Singh	13
142	Suman Sharma	13
143	Vipin Kumar	13
144	Yash Sharma	13
145	Sweety Rani	11
146	Gaurav Yadav	9
147	Gulshan Yadav	9
148	Manish Kumar	8
149	Ravi Kumar	8
150	Amit Kumar	6
151	Krish Kumar	6

DSSSB KVS APS HTET STET TGT PGT Computer Science

 

Weekly Test

Computer Science

Pedagogy and Teaching Methodology

English

GK and Current Affair

Maths

Books 

Notification

CS Cracker CSA 151-192 Questions

 
1).    With respect to cache organisation, direct maps each block of main memory into ______ possible cache line.
A).   Four
B).   Only one
C).   Two
D).   Eight
 
2).    Opcodes are represented by abbreviations called:
A).   Mnemonics
B).   Operators
C).   Binary codes
D).   Lexemes
 
3).    The number of lines used in a data bus is referred to as the _______ of the data bus.
A).   Volatility
B).   Width
C).   Density
D).   Length
 
4).    Which of the following is a communication pathway connecting two or more devices of a computer?
A).   Control Unit (CU)
B).   Bus
C).   UPS
D).   Memory
 
5).    The number of addressable memory units for a 10-bit size address bus is
A).   1024
B).   1023
C).   512
D).   256
 
6).    With respect to system buses, SCSI stands for:
A).   Synchronous Computer System Interface
B).   Small Computer Side Interface
C).   Small Computer System Interface
D).   Solid Computer System Interface
 
7).    Which of the following data transfer schemes requires constant monitoring by the CPU of the peripheral devices?
A).   Programmed IO
B).   Both, Interrupt-driven IO and DMA
C).   Interrupt-driven IO
D).   Direct Memory Access (DMA)
 
8).    State whether the following statements are true or false.
        (I)       For main Memory, the unit of transfer is the number of bytes read out of or written into memory at a time.
       (II)       The unit of transfer need not equal a word or an addressable unit.
A).   True, False
B).   False, False
C).   True, True
D).   False, True
 
9).    State whether the following statements are true or false.
        (I)       SCSI is itself a type of bus used to support local disk drives and other peripherals.
       (II)       A serial port could be used to support a printer or scanner.
A).   True, False
B).   False, False
C).   True, True
D).   False, True
 
10). With respect to size, which of the following represents the correct relationships between different categories of cache memory?
A).   L2<L1<L3
B).   L1<L2<L3
C).   L1<L3<L2
D).   L3<L2<L1
 
11). Which of the following sequences of one-address instructions can be used to evaluate?
 Y = (A - B) / (C + D * E)
 
A).   LOAD D
ADD C
MPY E
STORE Y
LOAD A
SUB B
DIV Y
STORE Y
 
B).   LOAD D
MPY E
ADD C
LOAD A
STORE Y
SUB B
DIV Y
STORE Y
 
C).   LOAD D
MPY E
ADD C
STORE Y
LOAD A
DIV Y
STORE Y
 
D).   LOAD D
MPY E
ADD C
STORE Y
LOAD A
DIV Y
SUB B
STORE Y
12). Which of the following sequences of three-address instructions can be used to evaluate?
 Y = (A - B) / (C + D * E)
 
A).   SUB Y, A, B
MPY T, D, E
ADD T, T, C
DIV T, Y, T
 
B).   SUB Y, A, B
ADD T, T, C
MPY T, D, E
DIV Y, Y, T
 
 
C).   SUB Y, A, B
MPY T, D, E
ADD T, T, C
DIV Y, T, T
 
D).   SUB Y, A, B
MPY T, D, E
ADD T, T, C
DIV Y, Y, T
13). Identify the valid cache organisation techniques:
        (I)       Direct
       (II)       Associative
      (III)      Set - Associative
A).   (I), (II) and (III)
B).   (I) and (II) only
C).   (II) and (III) only
D).   (I) and (III) only
 
14). Which of the following determines the time it takes for devices to coordinate the use of the bus?
A).   Propagation delay
B).   Cycle delay
C).   Clock delay
D).   Data transfer delay
 
15). Which of the following refers to a memory access mechanism in which the time to access a given location is constant and independent of the sequence of prior accesses?
A).   Sequential Access
B).   Direct Access
C).   Associative Access
D).   Random Access
 
16). Which of the following statements is correct?
        (I)       A hard disk is also used to provide an extension to the main memory known as virtual memory.
       (II)       DRAM is faster than SRAM
      (III)      External, nonvolatile memory is also referred to as 'Secondary Memory' or 'Auxiliary Memory'.
A).   (I) and (II)
B).   (II) and (III)
C).   (I) and (III)
D).   (I), (II) and (III)
 
17). State whether the following statements are true or false.
        (I)        With one-address instructions, the programmer generally has available only one general-purpose register, the accumulator.
       (II)       Zero-address instructions are applicable to a special memory organization called stack.
A).   Ture, False
B).   False, False
C).   False, True
D).   True, True
 
18). With respect to Peripheral Component Interconnect (PCI), the letter 'e' in PCIe stands for:
A).   Express
B).   Extreme
C).   Excess
D).   Element
 
19). Which respect to accessing speed, which of the following represents the correct relationship between different categories of cache memory?
A).   L2<L1<L3
B).   L3<L2<L1
C).   L1<L2<L3
D).   L1<L3<L2
20). With respect to system bus, ___ are used to control the access to and the use of the data and address lines.
A).   Decoders
B).   Control Lines
C).   Encoders
D).   Address Lines
 
21). Which of the following is NOT a common field found in instruction formats?
A).   An address field
B).   A sign field
C).   A mode field
D).   The opcode field
 
22). Which of the following is a characteristic of a RISC processor?
A).   Large variety of addressing modes
B).   Large number of instructions
C).   Single cycle instruction execution
D).   Variable length instruction formats
 
23). Which of the following modes of transfer is needed for fast devices such as magnetic disks?
A).   Cycle stealing
B).   Programmed transfer
C).   Daisy chaining
D).   Burst transfer
 
24). Which of the following in a microprogrammed control unit is a next address generator?
A).   Micro Program Sequencer
B).   Pipeline Register
C).   Micro Program Controller
D).   Control Address Register
 
25). Which of the following memory units communicates directly with the CPU?
A).   Secondary Memory
B).   Main Memory
C).   Auxiliary Memory
D).   Tertiary Memory
 
26). A memory module with a printed circuit board on which DRAM chips are mounted on both sides is called:
A).   Dual Outline Memory Module (DOMM)
B).   Floating-Gate Metal Oxide Semi-Conductor
C).   Binary Inline Memory Module (BIMM)
D).   Dual Inline Memory Module (DIMM)
 
27). Which of the following is NOT a CPU organisation type with respect to instruction formats?
A).   Stack Organisation
B).   Single Accumulator Organisation
C).   Queue Organisation
D).   General Register Organisation
 
28). In which of the following cache write method for updating main memory, only cache location is updated during write operation?
A).   Write-Front
B).   Write-Up
C).   Write-Back
D).   Write-Through
 
29). Which of the following is NOT an instruction pipeline hazard?
A).   Control Hazard
B).   Structural Hazard
C).   Address Hazard
D).   Data Hazard
 
30). Which of the following in a computer system bus provides a path for the transfer of data between the processor and common memory?
A).   Address lines
B).   Data lines
C).   Timing signals
D).   Control lines
 
31). Which of the following is defined as the memory address obtained from the computation dictated by a given addressing mode?
A).   Effective Address
B).   Interleaved Address
C).   Dedicated Address
D).   Random Address
 
32). Which of the following would be a preferred mode of transfer data between a magnetic disk and the memory?
A).   Programmed I/O
B).   Hardware interrupt driven I/O
C).   Software Interrupt driven I/O
D).   DMA
 
33). 'PUSH A' indicates which of the following instruction format?
A).   Zero Address Instruction (A)
B).   One Address Instruction
C).   Two Address Instructions
D).   Three Address Instructions
 
34). Which of the following micro programmed control unit organisations does NOT need any decoder circuitry to generate the control signals?
A).   Horizontal
B).   Diagonal
C).   Vertical
D).   Interleaved
 
35). A computer has 32 MB memory. How many bits are needed to access any single bytes in the memory?
A).   25
B).   16
C).   24
D).   20
 
36). SSID stands for
A).   Secure service identifier
B).   Secure set independent device
C).   Service set identifier
D).   Service set independent device
 
37). Which of the following does not have 8 data lines?
A).   8085
B).   8086
C).   8088
D).   Z80
 
38). A computer has 128 MB memory. Each word in this computer is of 8 bytes. How many bits are required to address any single word in the memory?
A).   27
B).   24
C).   23
D).   25
 
39). To achieve parallelism, one needs a minimum of
A).   2 processors
B).   3 processors
C).   4 processors
D).   None of the above
 
40). Consider a disk pack with 16 surfaces, 128 tracks per surface and 256 sectors per track. 512 bytes of data are stored in a bit in serial manner in a sector. The capacity of the disk pack and the number of bits required to specify a particular sector in the disk are respectively.
A).   256 MB, 19 bits
B).   256 MB, 28 bits
C).   512 MB, 20 bits
D).   64 MB, 28 bits
 
41). Which of the following is not true regarding registers?
A).   Internal storage of CPU
B).   Can hold either data or instruction
C).   Made up of flip-flop
D).   Cannot store intermediate results
 
42).  While implementing a stack on a register stack, the stack pointer register is
A).   Incremented first during push operation
B).   Decremented first during push operation
C).   Incremented first during pop operation

D).   Decremented first during pop operation